Sheet 1 of 2 ATTY. DOCKET NO. APPLICATION NO. CONFIRMATION NO. FORM PTO-1449 200313631-1 LIST OF PATENTS AND PUBLICATIONS FOR A PPLICA NT APPLICANT'S INFORMATION DISCLOSURE Stephen R. Van Doren, t al. STATEMENT GROUP FILING DATE (Use several she ts if nec ssary) **U.S. PATENT DOCUMENTS** REFERENCE DESIGNATION EXAMINER **PUBLICATION** Pages, Columns, Lines Where DOCUMENT NUMBER NAME Relevant Passages or Figures Appear DATE INITIAL 10/25/2001 2001/0034815 Dungan, et al. 18 2002/0009095 01/24/2002 Van Doren, et al. 2002/0073071 06/13/2002 Pong, et al. 1D 2003/0018739 01/23/2003 Cypher, et al. 1E 07/24/2003 Jamil, et al. 2003/0140200 2003/0145136 07/31/2003 Tierney, et al. 10/16/2003 Edirisooriya, et al. 1**G** 2003/0195939 1H 2003/0200397 10/23/2003 McAllister, et al. 11 09/01/1998 Bhat,et al. 5,802,577 5,829,040 10/27/1998 Son 1K 5.875.467 02/23/1999 Merchant FOREIGN PATENT DOCUMENTS Check if Pages/Columns/Lines Where **PUBLICATION** NAME OF PATENTEE DOCUMENT Translation Relevant Passages/Figures Appear NUMBER DATE OR APPLICANT attached 1L 1M 1N 10 **1P** OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.) RAJEEV, JOSHI, et al., "Checking Cache-Coherence Protocols with TLA+ ", Kluwer Academic Publishers, 2003, pp. 1-81Q MARTIN, MILO M.K., et al., "Token Coherence: Decoupling Performance and Correctness", ISCA-30, pp.  $1\cdot12$ , June  $9\cdot11$ , 2003 ACACIO, MANUEL E., et al., \*Owner Prediction for Accelerating Cache-to-Cache Transfer Misses in a cc-NUMA Architecture\*, IEEE 2002 18 DATE CONSIDERED

0705 (PTO1449)

	DM E	PTO-1449	ATTY. DOCKET NO.		APPLICATI	ON NO.	CONFIRMA	TION		
FORM PTO-1449					200313631-1				<u></u>	
		FPATENTS AND PA ANT'S INFORMATI	UBLICATIONS FOR ON DISCLOSURE	APPLICANT	_					
			MENT	St phen R. Van Doren, et al. FILING DATE GROUP						
(Use several sheets if necessary)					herew ith					
REFEREN	NCE	DESIGNATION	U.S. P/	ATEN	T DOCUMENTS		-			<u> </u>
XAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE		NAME		Pages, Columns, Lines Where Relevant Passages or Figures Appear			
	2A	5,875,472	02/23/1999	Bai	uman, et al.					
BR	2B	5,958,019	09/28/1999	На	Hagersten, et al.					
1	2C	6,055,605	04/25/2000	Sha	arma, et al.	Ì				
R	2D	6,085,263	07/04/2000	Sh	arma, et al.					
28	2E	6,108,737	08/22/2000	Sh	arma, et al.		******			
2/2	2F	6,345,342 B1	02/05/2002	Ari	milli, et al.					
27	2G	6,457,100 B1	09/24/2002	lgn	atowski, et al.				· · · · · · · · · · · · · · · · · · ·	-
	2H	6,490,661 B1	12/03/2002	Kel	ler, et al.			-		
26	-	6,631,401 B1	10/07/2003	Kel	ler, et al.			·		
J	2J				<del></del>					
	2K				<del></del>					
		DOCUMENT NUMBER	PUBLICATION DATE	N	AME OF PATENTEE OR APPLICANT		Pages/Columns/Line levant Passages/Figu		Chec Transi attac	
	2L						-			
	2М									
	2N									
	20									
	2P	·		·						
		OTHER REFI	ERENCES (includir	ng Au	thor, Title, Date, P	ertine	ent Pages,	etc.)		
363	2Q	GHARACHORLOO, KOUROSH, et al., "Architecture and Design of AlphaServer GS320", Western Research Laboratory, (Date Unknown)								
	2R	GHARACHORI	OO, KOUROSH, et	al., "I Com	Memory Consistency outer Systems Labor	and E atory,	vent Order pp. 1-14,	ring In (Date I	Scalable Jnknown)	
3		Snared-Memor	•							
<b>S</b>	28								-	<del></del>
EXAMILE	28									

Rev 10/03 (PTO1449)